Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits

Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits
Author :
Publisher :
Total Pages :
Release :
ISBN-10 : OCLC:609852384
ISBN-13 :
Rating : 4/5 ( Downloads)

Book Synopsis Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits by : Hyun Sung Kim

Download or read book Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits written by Hyun Sung Kim and published by . This book was released on 2010 with total page pages. Available in PDF, EPUB and Kindle. Book excerpt: As semiconductor technology is scaled and voltage level is reduced, the impact of the variation in power supply has become very significant in predicting the realistic worst-case delays in integrated circuits. The analysis of power supply noise is inevitable because high correlations exist between supply voltage and delay. Supply noise analysis has often used a vector-based timing analysis approach. Finding a set of test vectors in vector-based approaches, however, is very expensive, particularly during the design phase, and becomes intractable for larger circuits in DSM technology. In this work, two novel vectorless approaches are described such that increases in circuit delay, because of power supply noise, can be efficiently, quickly estimated. Experimental results on ISCAS89 circuits reveal the accuracy and efficiency of my approaches: in s38417 benchmark circuits, errors on circuit delay distributions are less than 2%, and both of my approaches are 67 times faster than the traditional vector-based approach. Also, the results show the importance of considering care-bits, which sensitize the longest paths during the power supply noise analysis.


Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits Related Books

Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits
Language: en
Pages:
Authors: Hyun Sung Kim
Categories:
Type: BOOK - Published: 2010 - Publisher:

DOWNLOAD EBOOK

As semiconductor technology is scaled and voltage level is reduced, the impact of the variation in power supply has become very significant in predicting the re
Statistical Analysis and Optimization for VLSI: Timing and Power
Language: en
Pages: 284
Authors: Ashish Srivastava
Categories: Technology & Engineering
Type: BOOK - Published: 2006-04-04 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Covers the statistical analysis and optimization issues arising due to increased process variations in current technologies. Comprises a valuable reference for
VLSI Dynamic Statistical Performance Verification and Timing/soft Error-resilient Design
Language: en
Pages: 106
Authors: Lu Wang
Categories: Integrated circuits
Type: BOOK - Published: 2015 - Publisher:

DOWNLOAD EBOOK

In recent years, as VLSI technology scales into the nanometer domain, increasingly significant parametric variations and prevalent defects bring an amount of ne
Static Timing Analysis for Nanometer Designs
Language: en
Pages: 588
Authors: J. Bhasker
Categories: Technology & Engineering
Type: BOOK - Published: 2009-04-03 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how do
Timing Analysis in Presence of Power Supply and Ground Voltage Variations [microform]
Language: en
Pages: 152
Authors: Rubil Ahmadi
Categories:
Type: BOOK - Published: 2004 - Publisher: National Library of Canada = Bibliothèque nationale du Canada

DOWNLOAD EBOOK

Given the sensitivity of circuit delay to supply and ground voltage values, static timing analysis (STA) must take into account supply voltage variations. Exist